It is observed that EX2300-24MP/EX2300-48MP devices are rebooted silently and randomly without generating a core file or any other erroneous messages. There are no syslog and console logs messages generated before device reboot which can point us the reason for device reboot and as per the following command outputroot@switch> show chassis routing-engineLast reboot reason 0x4 : reset-button reset
There is no general trigger point, it is said that it could be due to the interpretation by Junos Kernel as a mac reset. Usually, this is triggered by some external issues, however, there will not have any log message before that timeframe.Messages Logs:May 17 14:22:23 V_MOBtest_10F_POE eventd[14161]: SYSTEM_ABNORMAL_SHUTDOWN: Systemabnormally shut downMay 17 14:22:23 V_MOBtest_10F_POE eventd[14161]: SYSTEM_OPERATIONAL: System is operationalThe firmware version can be verified with the below command:root@switch> show chassis firmware
There were some problem with FPGA registers read/write and this latest FPGA Rev37 version is going to take care of above notified problem. There are no syslog and console logs messages generated before device reboot which can point us to the reason for device reboot.
As a workaround we need to take a MW and perform the jfirmware upgrade to the latest version.Procedure:
root@switch> request system software add /var/tmp/<JUNOS-OS-File>
root@switch> request system firmware upgrade jfirmware fpga re
3. Verify the new image has been installed
root@switch> show system firmware
4. Once you see the message “Upgraded Successfully", halt the switch gracefully
root@switch> request system halt
Notes:Once the switch is shutdown, "power-cycle" the device by reinserting the power to implement the new changes in FPGA. This is mandatory step to complete the upgrade.
FPGA upgrade shall be performed in the planned maintenance window. Power cycle of the device will be needed to complete the FPGA upgrade.
This issue is applicable to EX2300-MP SKU’s only. This is not applicable for non multi-port EX2300 SKU's.
FPGA firmware is independent of JUNOS release running on the system.
Power cycling (cut off and reinserting the power) to the device need manual operation by the on-site assistance team or with the help of remote power management device if implemented.
FPGA firmware cannot be upgraded on the backup or line card in a VC. Device must be running as primary in the VC or needs to be separated from VC before upgrade.
[Warning] Do not power cycle the device while the FPGA is getting programmed. This can leave the system into inoperable mode. Please make sure you have uninterrupted power source while performing the upgrade.
2023-06-12_FD2023-06-26: Formatting, Visibility & content is modified
https://gnats.juniper.net/web/default/1579576#audit_tab
https://gnats.juniper.net/web/default/1463583#audit_tab